Abstract. This paper addresses the issues that are appropriate when considering custom silicon for tomographic instrumentation. The whole range of mask and field programmable custom silicon options are described. These embrace full custom, mask-programmable gate array, cell-based IC and field programmable logic devices. Attention is drawn to economic considerations. It is noted that there is a shortage of previous examples of the application of custom silicon technology to tomographic instruments. Most previous reports describe accelerators for image reconstruction algorithms and, consequently, utilize digital technology. Examples of some existing custom silicon devices are briefly summarized and these involve applications to positron emission and electrical impedance tomography. Attention is drawn to the fact that different techniques may share common requirements and therefore it is conceivable that, with concerted attention, custom silicon devices may be developed that are appropriate for a broad range of tomographic applications.
Introduction
Tomographic instruments have been applied successfully in medical science for about thirty years. Classically, instruments probe a region of interest with x-rays which experience an attentuation in intensity depending on the medium under consideration. This is characterized by expensive equipment, high-quality results which take a relatively long time to compute and concerns for safety. In addition, x-ray tomography is insensitive to certain process parameters, for instance component density, and this information may be accessible using alternative methods for probing the region of interest. Together with advances in computer technology this has lead to the emergence of a number of new tomographic techniques. These are beginning to find application in industrial situations which, typically, present new challenges. Almost universally the users require low cost, high performance, small size, high reliability and safety. In addition it may be necessary to operate instruments in hostile environments and to realize real-time data processing. Among the techniques that are emerging are those which exploit positron emission, electrical impedance, ultrasound and visible photons. Applications include, for instance, imaging of pulse flow in trickle bed reactors (Reinecke et al 1995) , measurement of resistivity distribution in semiconductor wafers (Govin et al 1995) and the study of combustion processes (He et al 1995) . It should be no surprise that all of the tomographic instruments require a considerable amount of electronic circuitry.
Considering the requirements outlined above, it has become essential to exploit the best approaches to implementing electronic circuitry if tomography is to become a widely popular technique. It is possible to identify a number of common requirements for the electronics in tomographic instruments :
(i) signal processing; (ii) control; (iii) data conversion; (iv) interfacing; (v) data processing.
Category (i) involves the generation and detection of the probe signal. For many techniques this signal is non-electrical, for instance positron emission, x-rays or ultrasound, and therefore transducers are necessary. Signal processing consists primarily of analogue circuitry and is often the key element that characterizes a particular approach. Control (ii) is realized digitally and typically consists of switching algorithms to determine which 'channels' of the system are operative at a given time and may also include timing and calibration functions. In order to be processed by a computer it is necessary to convert the analogue data into digital format (iii) and then to employ a recognized communication protocol to transfer the data into the computer (iv). Finally the data is processed (v) to yield information about the target medium. Typically the first step is to reconstruct an image of the region of interest and then to deduce parameters of interest from this image. The reconstructed image is becoming increasingly redundant and methods are being developed for the direct determination of these parameters. For instance it may be desirable to know the relative amounts of different materials that are present in a package or, alternatively, the type of flow along a pipe.
Considerable demands are made on the electronic circuitry that is employed in tomographic instruments 0957-0233/96/030308+08$19.50 c 1996 IOP Publishing Ltd and, perhaps not surprisingly, existing systems are almost exclusively based on discrete 'catalogue' integrated circuits. However, as instruments become more sophisticated with increasing demands on performance it becomes clear that the maximum benefits of silicon technology must be exploited.
Integrated circuits (ICs) were invented about forty years ago and since that time they have experienced a rapid growth in complexity so that now a small silicon die measuring only a centimetre across can contain a few million transistors. The use of computer-aided design tools running on powerful machines has been essential to this development. Integrated circuits are often characterized by the numbers of transistors that they contain, from smallscale integration (SSI) with less than a hundred transistors, through medium and large scale to the current state of the art, very large scale integration (VLSI). From the proliferation of VLSI chips in modern equipment it is clear that there must be undisputed advantages in their use. These embrace size, power consumption, reliability and design security. In addition there are other potential benefits, namely speed and cost, that may be exploited by appropriate applications. In order to make VLSI economically viable a number of so-called 'custom silicon' design routes have emerged. The term application specific integrated circuit (ASIC) has become popular for describing such chips. These offer the individual the opportunity to define the actual circuitry that is implemented on a silicon chip such that it is tailored for a specific application. Systems that employ custom silicon are characterized by a small number of powerful chips on a small printed circuit board. One aim of this paper is to draw attention to some of the considerations that must be given to a particular application to determine whether it is likely to benefit from the use of custom silicon.
The remainder of the paper is divided into three main sections. The first presents a background to VLSI issues. This is followed by a brief introduction to the various custom silicon design methodologies. Finally a few existing applications of custom silicon to tomographic instrumentation are described.
Silicon processing and computer-aided design
In order to appreciate the benefits and limitations of the various custom silicon approaches and to become familiar with some of the inevitable terminology it is necessary to have a brief introduction to silicon processing and computer-aided design. More detailed descriptions can be found in a number of texts, for instance those by Morant (1990) and Sze (1988) .
Processing
Firstly it is necessary to produce a monocrystalline slice of silicon, called a wafer, which is typically about 0.5 mm thick and 150 mm in diameter. Material is then selectively added to, or removed from, the wafer under the control of a sequence of lithographic steps. Each step requires the production of a mask, comprising distinct transparent and opaque areas. Each mask is sequentially placed above the wafer to determine which regions of the silicon surface are to be treated during a given step. A typical process may require about ten masks, each costing a few thousand pounds to produce. Steps to add material include the following.
(i) Oxidation. A layer of silicon dioxide is grown on the surface of the wafer. This can be used for masking, insulation or protection.
(ii) Doping. Atoms such as phosphorus or boron are introduced into the surface of the silicon to selectively modify the conductivity such that switches can be fabricated.
(iii) Metallization. Layers of conducting material, typically aluminium, are added to the surface of the wafer.
Material is removed by etching using carefully selected chemicals. For instance, sections of the metal layers are removed to leave wires, usually referred to as tracks, which connect the transistors. Holes can be etched through the silicon dioxide such that tracks on different levels can make electrical contact to each other.
It is essential to undertake processing in a dust free environment, called a clean room, and many of these processing steps require carefully controlled elevated temperatures, up to about 1500
• C. Currently the best processes can resolve details down to about 0.5 µm. The majority of modern VLSI devices are fabricated using CMOS technology. This uses only MOSFET devices and offers advantages of low power consumption, high circuit density and low cost.
The complexity of modern devices places demands on the packages that support the silicon chips. It is not uncommon for chips to need several hundred connections and consequently new formats are becoming popular to replace the familiar dual-in-line package. Most common among these are the chip carrier, quad flat-pack and pin grid array.
Computer-aided design
To realize an integrated circuit design it is necessary to describe the circuit electrically, verify that it will work as required and finally specify the actual location of components on the silicon. In the early days these activities were realized using pen and paper together with the construction of a prototype for testing. Clearly, considering the complexity of modern circuits this approach is no longer practical and the only alternative is to use powerful computers running computer-aided design (CAD) software packages. Designs are entered into the computer, either as circuit diagrams using a graphical drawing package or using a textual hardware description language. Performance of the circuit can then be verified using a variety of simulators and finally the physical layout of the devices on the chip can be realized either manually with a drawing package or automatically. Depending on the design style that is adopted a PC or workstation is required, typically costing £1000 to £20 000. The CAD tools may cost from a few hundred pounds for the simplest approaches to more than £100 000 for the most sophisticated packages. 
Exploitation of VLSI
Most readers will be aware that extremely powerful VLSI devices can be purchased at minimal cost. Typically such devices are in the form of memory or microprocessors. Consequently it is natural to assume that devices can also be provided by the major semiconductor manufacturers for specific applications, such as tomography, and that these can also be sold at a low price. Unfortunately, for most dedicated applications, the exploitation of silicon technology to produce low cost solutions is not straightforward.
As suggested above, a considerable investment in computer hardware and software may be necessary in order to design VLSI devices. In addition, if there is complete freedom to consider the details of all components on a silicon chip, the design cycle may require many months of expert attention and ultimately the processing facilities must be commissioned to fabricate the chips. These aspects can, if one is not careful, contribute to a considerable cost of involvement, expressed as nonrecurring expenditure (NRE), which must be paid for each design. Unfortunately the complex nature of most VLSI devices means that there may be only a limited market for any specific circuit and therefore this NRE may be amortized over only a small volume of sales. To estimate the cost per unit of an electronic system the following equation may be useful:
where NRE is the non-recurring expenditure = design + tooling, design = salary × time, tooling = cost of masks, custom silicon = cost of each silicon wafer that is manufactured, components = 'catalogue' electronic components + power supplies + printed circuit boards + boxes. The 'component' and assembly costs reduce dramatically with increased usage of VLSI devices. Clearly, as a complete system may be realized using only one chip then the cost of printed circuit boards, power supplies and housings are all significantly reduced.
As there is only limited access, via peripheral connections, to the circuitry on a VLSI chip the demands of testing are increased for VLSI systems during the development stage. Special design procedures must be adopted to ensure that a VLSI chip is testable. However, once a design is complete the cost of testing production devices is not significantly different from that for systems that are implemented using discrete devices.
In a rapidly developing market the success or failure of a product can be critically dependent on the time to market. It is not unusual for the useful lifetime of hitech products to be less than two years. This aspect is difficult to quantify in an equation such as that given above but increasingly companies are adopting this as perhaps the key consideration. Consequently, in the following section, attention is drawn to the time implications for each of the methodologies.
The basic motivation for the development of the different custom silicon design styles is to reduce the NRE such that VLSI can be cost effective for modest sales volumes. However, this is only achieved at the expense of other characteristics such as performance.
Custom silicon design methodologies
Figure 1 presents a taxonomy of electronic system design methodologies. It should be noted that in this paper custom silicon is used to describe a broad range of styles, each of which offers the user the chance to specify the precise function of an otherwise general purpose device. This embraces those devices that are customized by specifying the precise details on the lithographic masks and also those that can be 'programmed' in the field. Due to the proliferation of microprocessors and memory devices, which will be familiar to most readers, these are included as 'catalogue' components.
Custom silicon has opened up opportunities in a variety of application areas and there are many reports in the literature. Some of these applications have similar features to tomography. For instance, Hatfield et al (1992) describe a custom IC that is used for detecting charged particles in vacuum. Alternatively, Denyer et al (1993) describe a single chip video camera. Both of these chips have been pursued as commercial ventures.
The remainder of this section describes the maskprogrammable and field-programmable custom silicon design styles.
Mask-programmable custom VLSI design
With this approach a design for an integrated circuit, which may, for instance, be represented as mask details in a software file, is sent to a silicon manufacturer for fabrication. In addition to the cost of design, the NRE for mask-programmable devices includes the cost of masks, which, once produced, can be used repeatedly, and data processing. Together these 'tooling' charges may amount to about £20 000 for a modest chip. Recurrent expenditure, incurred for each device that is fabricated, includes the actual cost of the silicon. When a successful design is taken through to production it will be necessary to commission batches of chips periodically. The original masks can be used many times and do not need to be reproduced for each batch of devices but the actual processing of the silicon must be paid for.
Perhaps the most obvious approach to maskprogrammable custom chip design is to assume a blank 'sheet' of silicon and to define all components on the chip personally. This approach is commonly referred to as full custom design or handcrafting and, for some applications, may provide the only acceptable solution if satisfactory performance is to be realized. However, full custom design is extremely demanding, both in terms of effort, requiring many months of expert attention, and CAD tools. A full custom designer must consider all aspects of design, from a high level system specification all the way down to geometric details on masks, stopping only at the actual fabrication stage which is the responsibility of the silicon vendor. In addition, in order that a reasonable chance of first time correct solutions is to be expected, the CAD tools that are associated with full custom design are, by necessity, extremely sophisticated. As well as high quality tools for design capture, simulation and manual layout, it is necessary to utilize extensive checking tools. These ensure that the final mask details satisfy the specification of both the design and the fabrication process and are expensive. In order to justify the expense, full custom designs must either sell in large quantities such that the 'up-front' costs can be amortized or they must offer other advantages, for instance performance. The example set by commercial microprocessor chips suggests that full custom design can offer the most cost effective solution if high sales can be achieved. In addition, fully customized integrated circuits do offer the possibility for optimum size, speed, reliability and security and therefore in some cases this approach is preferred despite the cost implications.
In order to reduce the design effort required both in terms of equipment and personnel, semiconductor manufacturers have, during the last twenty years, introduced a range of 'semi-custom' products. These products can be categorized as mask-programmable gate arrays (MPGAs) (York 1988) and cell-based integrated circuits (CBICs) (Hicks et al 1988) . Both approaches can offer hundreds of thousands of devices on a single chip but, typically, applications require nearer ten thousand. For MPGAs and CBICs the silicon vendor assumes responsibility for the demanding low-level design of components, predominantly transistors.
The custom designer has only to consider the interconnection of predefined building blocks in analogy with connecting TTL components on a PCB but now using silicon as the substrate. From a circuit description the wiring within and between components is usually determined automatically by the CAD tools. As a result, design times for semicustom chips are significantly reduced and the process is less intellectually demanding than full custom design. When a design is complete it is submitted to the silicon vendor who then performs the necessary processing steps. Almost universally, workstations are employed for both MPGAs and cell-based systems and a minimum set of tools will include design capture, logic simulation and automatic layout.
In the case of the MPGA about 90% of the processing is completed regardless of specific designs, such that arrays of uncommitted gates are offered as mass produced devices. As the name suggests, gate arrays are almost exclusively constrained to logic designs. The ability to mass produce identical circuits that are almost complete provides the necessary justification for the silicon vendors to indulge in full custom design of the arrays. Customization involves only a small subset of the masks, typically three, and this reduces the expense of fabrication and delivery times.
CBIC design starts with a blank 'sheet' and all masks are customized but, in contrast to full custom, the designer only has to place and connect pre-defined cells, for instance logic gates, adders, counters, op-amps, comparators, that are described in a software library. This approach is more flexible than for the MPGA, in particular it offers greater possibilities for incorporating analogue components into a chip and also for regular structures such as memory, but is also more demanding and expensive. As a rule of thumb, for commercial considerations, MPGAs are economically attractive for sales volumes measured in thousands, cellbased systems for tens of thousands and full custom for hundreds of thousands. However, the distinction between the approaches is becoming increasingly vague and, as stated above, other considerations, such as performance, may dictate the preferred route.
In all three mask-programmable cases, a significant factor which has a direct influence on their popularity is the risk involved. When a design is complete it is submitted for fabrication. Clearly, design errors can arise which only become apparent when the finished chip is tested. Alternatively, the specification for the device may change at a late stage. In both cases the resulting chip may be unsuitable and a modified design will incur additional NRE charges when submitted for fabrication. Clearly, there is also a significant implication for time-to-market of commercial products. The risk factor is particularly significant for full custom designs but in all cases respect for the technology is of paramount importance. Despite the cautionary tone of the preceding material it should be appreciated that, by employing good designers and appropriate methodologies, 'first time correct' silicon can be normal rather than exceptional.
Field-programmable custom silicon design
It should be no surprise that the risk factor has deterred many potential users of mask-programmable custom VLSI and in the last ten years, partly as a measure to counter this situation, a number of new devices have appeared on the market. As the name suggests these field programmable logic devices (FPLDs) are exclusively digital (York 1993) . Unlike the mask-programmable approaches FPLDs do not require any customized silicon processing steps. Instead, customization is realized 'in-house' by the designer in a similar way to that used in EPROM chips. Each FPLD contains many programmable switches which determine the state of the circuit. These switches may be embedded, volatile, latches that are usually arranged as a shift register, EPROM devices or special fuses. An advantage of the first two alternatives is that they are re-programmable. Presently available devices range from modest chips containing the equivalent of about 1000 gates and costing only £5 up to those with 100 000 logic gates costing several hundred pounds. The great advantage is that re-programmability reduces risk and time-to-market can be greatly improved. In addition, the costs of CAD tools and design are reduced compared to mask-programmable approaches and a PCbased environment is normal. CAD tools include capture and logic simulation, usually with third party software, automatic layout, usually with proprietary software, and, increasingly, automatic synthesis to remove the designer from tedious and often mechanical tasks such as defining connections on a circuit diagram. Many of the FPLDs require a dedicated device programmer which is usually included in the price of the tools which together may typically cost around £10 000. Despite the advantages outlined above, it should be noted that mask-programmable devices can be significantly cheaper for large volumes and usually offer superior performance. Figure 2 gives examples of currently available FPLDs.
Custom silicon for tomography
The advantages that are claimed for increased levels of integration are well catalogued. It is difficult to imagine an application that would not benefit from smaller size and lower power consumption. Together these lead to reduced costs of power supplies, housings and printed circuit boards. In addition some suggested application areas for tomography require electronic circuitry that will fit in a confined space, for instance down the bore hole of an oil well. If such applications are to be pursued then VLSI offers the only solution regardless of cost. Clearly, if an electronic system can be implemented using only a few devices then the costs of assembly are significantly reduced. In addition VLSI is accompanied by increased system reliability, because of the reduced number of external connectors and solder joints, and this leads to lower maintenance costs.
VLSI can also enable improved performance to be achieved. This may be measured in terms of system speed which can be improved due to reduced signal delays or dedicated architectures which exploit parallelism. Alternatively, it is possible to achieve improved matching of components. This is potentially beneficial for the charge-discharge circuit that is commonly used in electrical capacitance tomography. One of the main obstacles to improved performance with this circuit is the charge injection effect which can be reduced if devices are well matched.
Clearly there are benefits to be exploited by the use of VLSI but the preceding sections have highlighted the need for caution regarding cost of involvement. Considerable turnover is necessary to justify full custom design but as the degree of freedom is restricted with semi-custom approaches then the demands are reduced. In particular, for digital designs there is little argument against the use of FPLDs, especially as design tools are inexpensive and the devices are very forgiving of mistakes. In addition, devices are often re-programmable, such that design modifications and updates can be readily accommodated without the need for a total system re-design and hardware can be employed for a variety of applications.
Tomography displays specific features that further encourage the use of VLSI. As it is common to require a number of identical measurement 'channels' then the demands on design are significantly reduced as basic circuits can simply be repeated across the silicon. This greatly reduces the complexity of design such that even mask-programmable chips incorporating analogue circuitry can be realized in a reasonably short time. When the similar requirements of the various tomographic techniques are considered, particularly digital control circuitry and communications protocols, then there is reason to believe that a significant market could be generated to justify the design of the most demanding chips.
Tomographic applications
A survey of the literature reveals very few previous custom silicon designs for tomographic systems. Most of these concentrate on processors which implement image reconstruction algorithms and two examples are summarized below.
Alternatively, efforts have been made to realize front-end processing, usually based on analogue components and three examples are presented. The discussion of each application briefly outlines the motivation for an ASIC approach and the resulting merits. Circuit details are inappropriate here and the interested reader is referred to the source material.
An image processing IC for backprojection and spatial histogramming
Using computed tomography it is not unusual to require reconstruction of images comprising about 500×500 pixels. Such a computation may require of the order of 10 8 multiply-accumulates and, therefore, if the image is to be reconstructed in real time, there is a necessity for a high level of parallelism. For this reason Agi et al (1993) , at the University of California, designed a custom digital signal processor chip for high-precision image backprojection. Using this technique a reconstructed image is formed by summing backprojected measurements from all images. To find the value corresponding to a pixel each measurement is weighted by multiplying with a sensitivity value. A sensitivity map, or matrix, relates each measurement to each pixel value (Xie 1995) .
The chip is realized in 1 µm CMOS technology, measuring 13.3 mm × 13.3 mm in a 132-pin pin-grid array package. It comprises an array of 1024 × 1024 12-bit pixels and basically performs repeated multiplyaccumulate operations. The chip has been designed to be used for image reconstruction with a variety of tomography instruments using loadable coefficients. In conventional tomographic instruments, x-rays are directed onto a region of interest and detectors measure the attentuation of the signal, which is dependent on the components of the target. For tomographic purposes a sequence of projections is arranged and the resulting set of measurements over all angles represents the radon transform (Deans 1983 ). The chip described by Agi et al is also able to compute the forward radon transform and this enables it to be used for iterative reconstruction. Image reconstruction has a natural affinity for parallelism as measurements from each projection can be processed independently. The VLSI approach enables high-speed processing through the use of parallelism and pipelining with fixed point processing. It is claimed that the results are indistinguishable from those using floating point calculations. The chip is entirely digital and includes memory, an arithmetic logic unit and address generators. It has been implemented using a LSI logic sea-of-gates MPGA with 22k bits of static RAM. It uses 200 000 transistors and runs with a 27 MHz system clock resulting in 0.8 W of power dissipation. By using 64 pipelined chips, images of 512 × 512 can be backprojected from filtered tomographic data in 70 ms. Each chip in the pipelined array performs the same calculations for different spatial coordinates. The authors claim two orders of magnitude improvement in performance over other implementations. Koufopavlou and Goutis (1992) from the University of Patras describe a digital VLSI chip that implements an ART-type (arithmetic reconstruction technique (Goutis and Dourani 1982) ) algorithm for use in x-ray tomography. The chip basically provides matrix multiplication and the main motivation was for high speed in an implementation that is practically feasible. For comparison, the authors suggest that, as an implementation of the algorithm on a minicomputer performs the 2.7 million operations that are necessary in about 4 h, the custom silicon array processor has the potential for a factor of 40 000 improvement.
Image reconstruction on a special purpose array processor
The chip is realized as a pipelined array of processors and it is, essentially, a custom silicon version of the architecture that was described by Kingswood et al (1986) for implementation using transputers. The previous architecture was not practically realizable because of the large number of transputers that are necessary. The chip has been designed using a hardware description language to provide a functional description of all units. It is implemented using a semicustom, cell-based, approach based on a 1.5 µm CMOS library.
Each processor in the custom silicon array performs the operation 'A = B + C * D'. An appreciation of the potential of custom silicon can be gained from consideration of the multiplication of two, fixed-point, 24-digit numbers which, using this technology, can be Figure 3 . Schematic representation of the PET system described by Moses et al (1994) .
realized in 50 ns. In addition, the design opportunities that mask-programmable custom silicon provides has allowed flexibility in the architecture of the chip such that communication delays are reduced by overlapping arithmetic and logic operations with data transfer. The chip includes units for control, addition and memory. The authors claim twice the performance of a general purpose transputer implementation with an architecture that can achieve real-time image reconstruction.
A front-end detector array for positron emission tomography
Work has been undertaken at the University of California (Moses et al 1994) into the development of a customized front-end detector for positron emission tomography (PET). This is somewhat different from the previous examples as the chip has been designed out of necessity rather than simply incremental advantage. The likely size of a discrete implementation makes this approach entirely impractical. In the PET scanner positrons are emitted by a radioactive tracer. Each positron is rapidly annihilated by interaction with an electron and this liberates two 511 keV γ -rays which travel in almost opposite directions. In the suggested PET scanner the γ -rays impinge on BGO (bismuth germanate) crystals, arranged in blocks of 64 measuring 25 mm × 25 mm × 30 mm, that are distributed around the region of interest as shown in figure 3 . The resulting scintillation light can be detected by photodiodes and photomultiplier tubes that are located on opposite faces of each BGO block. The photomultiplier tubes provide timing signals such that events that result from pairs of γ -rays can be correlated. The photodiodes produce about 700 electrons corresponding to each single γ -ray interaction in the crystal and the signal can be used to identify the position of an event in the X-Y plane of the crystal. The amplifiers that are necessary to process the signal from the photodiodes must have extremely low noise. Capacitance is reduced by placing the amplifiers in close proximity to the photodiodes and consequently the amplifiers must also be very compact.
The resulting custom chip is fabricated in 1.2 µm CMOS and includes 16 identical channels, each containing a charge sensitive preamplifier and shaping amplifier that is capable of driving more than 10 k . The resulting sensitivity is 100 mV per 1000 electrons. A prototype amplifier that had been implemented using catalogue ICs occupied an area 55 cm 2 of printed circuit board. Considering that each detector module includes 64 amplifiers and that a typical PET camera may contain 512 modules it can be deduced that about 180 m 2 would be necessary to implement the system. Clearly several orders of magnitude improvement in size is necessary to make the system feasible.
Each custom chip measures 2 mm × 2 mm and is mounted directly on the reverse side of an 8 × 8 photodiode array. The small size of the amplifier arrays also allows additional circuitry for calibration, address readout, etc, to be mounted on the photodiode array. The original aim was to achieve a noise level equivalent to only 300 electrons and the resulting device almost satisfies the specification. A future device is suggested that will also be able to determine position in the direction parallel to the axis of the crystals, from considerations of pulse size.
Digital front-end electronics for a high resolution PET scanner
A custom chip has been described (Newport and Young 1992) that is intended for commercial exploitation in PET instruments. The authors draw attention to the demands on digital electronic control circuitry that are emerging due to the rapidly increasing complexity of PET scanners. It is argued that an ASIC approach is necessary to make packaging, cost, power consumption, size and reliability realistically manageable in modern equipment. A chip has been designed which implements many of the front end digital functions that are necessary in a high-resolution PET scanner.
These include crystal selection, energy qualification, two-dimensional position determination, event counting and synchronization. The chip uses a 37 000 gate, 1.0 µm CMOS, maskprogrammable gate array packaged in a 68-pin chip carrier and consumes less than 0.5 W at 32 MHz. Each chip services one block of BGO crystals in a PET system such as that described in section 4.3 and depicted in figure 3. Twice the functionality is achieved for 60% of the power and, as four times less chips are used, this significantly reduces PCB area compared to discrete implementations. It is suggested that the custom silicon implementation is 50% cheaper than alternatives. In addition, the chip is capable of processing four million counts per second. This is well in excess of the saturation count rate of each BGO block, which is about 250 000 'singles' events per second. It should be noted that the coincidence rate is typically 1-10% of the singles rate.
Measurement circuits for capacitance tomography
Recent exploratory work by Chan et al (1994) has implemented charge-discharge circuits (Huang et al 1992) for electrical capacitance tomography using custom silicon technology. A schematic representation of the circuit described by Huang et al is shown in figure 4 . The capacitance to be measured C x is charged up to voltage V C when SW1 and SW4 are closed and discharged to ground when SW2 and SW3 are closed. This produces an output signal V out1 − V out2 that is proportional to switching frequency and C X . Discrete implementations of the circuit have achieved a resolution of 0.3 fF. A tomography system would utilize a number of these channels to determine the capacitances between combinations of electrodes that are distributed around the region of interest. The most notable drawback that is associated with the circuit is the switching noise and one potential advantage of an integrated approach is that better component matching can be achieved resulting in reduced noise. A prototype chip comprising three independent alternative designs has been fabricated. The need for high-performance analogue devices led to the selection of BiCMOS technology for the chip. As the name suggests, BiCMOS technology offers both bipolar and MOS transistors on single silicon chips and therefore the advantages of each can be exploited. However it also requires a significant number of extra processing steps and is, therefore, expensive. For reasons of economy, efforts are now concentrating on the use of CMOS. The main component in the circuit is an operational amplifier and this has been implemented from a cell library. In addition, a number of analogue switches are required and comparisons have been made between full custom and cell based implementations. The geometry of the full custom switches is such that they deliver relatively large currents. Simulations suggest that this should allow switching frequencies up to 2 MHz compared to 0.5 MHz for the cell-based devices. As the signal/noise ratio for the circuit is linearly dependent on the operating frequency and existing implementations operate up to 0.5 MHz, it was hoped that the fully customized switches would provide some advantage. Tests on fabricated devices showed that both types of switch operated correctly up to 1 MHz, which suggests some advantage but there would seem to be no justification for the fully customized approach. These results highlight the fact that simulation results for analogue circuits are only approximate and must be viewed with some caution. Tests confirm that a sensitivity of 1 V pF −1 can be achieved and this agrees well with the predictions from simulation.
Following earlier results a new chip has been designed and tested that integrates six charge-discharge channels for capacitance tomography together with digital control circuitry. The need for a relatively large number of external connections to passive components dictates the overall chip size as pads to interface to external circuitry must be distributed around the periphery. Only about 50% of the available 20 mm 2 is actually used for circuitry and consequently there is considerable opportunity for future devices to exploit this spare silicon. A typical capacitance tomography system may employ 12 electrodes and therefore two of these chips would be necessary. It is estimated that about 80% of the existing PCB area could be saved using such a chip.
Related work has been undertaken at the University of Bergen. Ullaland's (1994) design combines analogue circuitry to measure capacitance between electrode pairs and digital circuitry to pre-process the data, interface to the host and supervise calibration. The specification aimed for 0.5 fF resolution and 20 images per second. Two approaches to capacitance measurement are described, comprising charge amplifiers and delta-sigma modulators respectively. Both offer the capability to make concurrent measurements, in the range 0.5 fF to 10 pF, between all pairs of electrodes. The delta-sigma approach is preferred and the design for a 12 electrode system occupies about 18 mm 2 . The digital front end is in the form of a 32-bit RISC processor operating with a 10 MHz clock. It includes a bit serial interface that is tailored for communication with transputer devices and occupies an area of about 30 mm 2 . Test results are not available as the design is still awaiting fabrication.
Summary
The strong dependency of tomographic instruments on electronic circuitry leads inevitably to consideration of custom silicon solutions either by necessity, for instance practical size constraints, or for potential benefit, predominantly cost. Presently there are no reports of fully customized systems but this is likely to change as tomographic systems become increasingly sophisticated and custom silicon becomes more accessible. A number of common requirements can be identified amongst the variety of tomographic techniques and this may lead to the development of custom chips that may satisfy a wide variety of needs and consequently attract a larger market. A number of new application areas have the potential to reach a large market which justifies the high cost of involvement in mask-programmable custom silicon. The emergence in recent years of field-programmable logic devices has provided a variety of relatively low cost and low risk alternatives for digital system implementation and these can now offer considerable logic capacity and high system speed on single chips. The promise of mass market applications for modern tomography systems makes the use of custom silicon absolutely essential if economic benefit is to be realized and those developing new systems must consider the alternatives at an early stage.
